


# COMPUTER ORGANIZATION AND ARCHITECTURE

## 5. INPUT OUTPUT MANAGEMENT






Peripheral devices:



# INTERFACE

Speed and Format:

Physical orientation and signal conversion:



# INTERRUPT

Signal from hardware device to get the processor attention.


- Polled Interrupt (regular check from processor)
- Vectored Interrupt (direct ask from I/O to processor)



# HOW CPU DEALS WITH MEMORY AND I/O

- Memory Mapped I/O:


No separate I/O instructions. Here CPU can use memory type instructions for I/O data. Eg: 8085



- Isolated I/O:


Separate read write line. I/O read and I/O write are enabled during I/O transfer, same is for memory.

Eg: 8086




- I/O Processor:

Independent set of address, data and control bus, one for memory and other for i/o. Separate i/o processor than CPU. Purpose of i/o proc. is to provide independent pathway for the transfer of info. between external devices and internal m/y




# SYNCHRONOUS VS ASYNCHRONOUS DATA TRANSFER

- Synchronous is achieved by device called master generator (generates periodic clock).




# SOURCE INITIATED I/O


- Strobe pulse methods and handshaking method



# DESTINATION INITIATED I/O



(a) Block diagram




(b) Timing diagram




## ❖ Three-way handshaking


### Source Initiated Transfer




(a) Block diagram




(b) Timing diagram




### Destination initiated transfer



(a) Block diagram



(b) Timing diagram





# MODES OF DATA TRANSFER

- Programmed I/o
- Interrupt Initiated I/O
- DMA




# PROGRAMMED I/O






# INTERRUPT INITIATED I/O



Non-vectored and vectored interrupt






# KINDS OF INTERRUPT

- Hardware Interrupt
- Software Interrupt
- Maskable Interrupt (Optional)
- Non-Maskable Interrupt (High priority demands)



# DMA (DIRECT M/Y ACCESS)




- ❖ Burst Mode and Cycle stealing mode



# PIPELINING (INTRO):

- Uni-processing Systems



Instruction	1				2			
Fetch	█				█			
Decode		█				█		
Execute			█				█	
Write				█				█
Clock	1	2	3	4	5	6	7	8








Fig. 3-2 IBM 801 Architecture




# ○ Uni-processing vs Multi-processing Systems



# PIPELINING:

- Pipelining is a phenomenon or method using which, we will be able to run more than one instruction at the same time, on a single processor.











Fig. 3-2 IBM 801 Architecture



## ❖ Uni, Multi, and Pipelined processor working



# PIPELINING IN DEPTH:

- Without Pipelining
- With pipelining
- CPI (Clock Per Instruction)
- Speedup, Efficiency



**Q** Consider a system where clock is triggering at a speed of 1MHz (1 clock = 1  $\mu$ s)  
In a pipelined processor there are 4 stages and each stage take only 1 clock, if a program has 10 instruction then it will take what time?

- On a non-pipelined processor



	1	2	3	4	5	6	7	8	9	10	11	12	13
IF	$l_1$	$l_2$	$l_3$	$l_4$	$l_5$	$l_6$	$l_7$	$l_8$	$l_9$	$l_{10}$			
ID		$l_1$	$l_2$	$l_3$	$l_4$	$l_5$	$l_6$	$l_7$	$l_8$	$l_9$	$l_{10}$		
EX			$l_1$	$l_2$	$l_3$	$l_4$	$l_5$	$l_6$	$l_7$	$l_8$	$l_9$	$l_{10}$	
WB				$l_1$	$l_2$	$l_3$	$l_4$	$l_5$	$l_6$	$l_7$	$l_8$	$l_9$	$l_{10}$




Q Consider 5 instruction with following clock requirement?

	F	D	E	WB
$I_1$	1	2	1	1
$I_2$	1	2	2	1
$I_3$	2	1	3	2
$I_4$	1	3	2	1
$I_5$	1	2	1	2

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
$I_1$																		
$I_2$																		
$I_3$																		
$I_4$																		
$I_5$																		



Q After considering this diagram what must be the frequency of the processor to ensure that work of every stage will complete in 1 clock stage wise?



	S <sub>1</sub>	S <sub>2</sub>	S <sub>3</sub>	S <sub>4</sub>	S <sub>5</sub>
1ns					
2ns					
3ns					
5ns					
15ns					



**P<sub>1</sub>**: Four-stage pipeline with stage latencies 1 ns, 2 ns, 2 ns, 1 ns.

**P<sub>2</sub>**: Four-stage pipeline with stage latencies 1 ns, 1.5 ns, 1.5 ns, 1.5 ns.

**P<sub>3</sub>**: Five-stage pipeline with stage latencies 0.5 ns, 1 ns, 1 ns, 0.6 ns, 1 ns.

**P<sub>4</sub>**: Five-stage pipeline with stage latencies 0.5 ns, 0.5 ns, 1 ns, 1 ns, 1.1 ns.

Which processor has the highest peak clock frequency?



# HAZARDS

- Types of Hazards

Structural Hazards, Control Hazards, Data

Hazards





**Q** Consider a 6-stage instruction pipeline, where all stages are perfectly balanced. Assume that there is no cycle-time overhead of pipelining. When an application is executing on this 6-stage pipeline, the speedup achieved with respect to non-pipelined execution, if 25% of the instructions incur 2 pipeline stall cycles is **(Gate-2014) (2marks)**



